A CMOS chip with an integrated switch-type quadrature-hybrid and 4-array configuration, mounted on a 64-phase RX array to form a 256-element phased-array receiver (4 array/chip × 64) Disclaimer: AAAS ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results